## 74AHC3GU04-Q100

# Triple unbuffered inverter Rev. 1 — 18 November 2013

**Product data sheet** 

## 1. General description

The 74AHC3GU04-Q100 is a high-speed Si-gate CMOS device. This device provides three inverter gates with unbuffered outputs.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

#### 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Symmetrical output impedance
- High noise immunity
- Low power dissipation
- Balanced propagation delays
- Multiple package options
- ESD protection:
  - ◆ MIL-STD-883, method 3015 exceeds 2000 V
  - ♦ HBM JESD22-A114F exceeds 2000 V
  - ♦ MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 Ω)

## **Ordering information**

Table 1. **Ordering information** 

Type number	Package						
	Temperature range	Name	Description	Version			
74AHC3GU04DP-Q100	-40 °C to +125 °C	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm	SOT505-2			
74AHC3GU04DC-Q100	–40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1			




## 4. Marking

Table 2. Marking codes

Type number	Marking code <sup>[1]</sup>
74AHC3GU04DP-Q100	AU4
74AHC3GU04DC-Q100	AU4


<sup>[1]</sup> The pin 1 indicator is located on the lower left corner of the device, below the marking code.

## 5. Functional diagram



## 6. Pinning information

## 6.1 Pinning



#### 6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
1A, 2A, 3A	1, 3, 6	data input
GND	4	ground (0 V)
1Y, 2Y, 3Y	7, 5, 2	data output
V <sub>CC</sub>	8	supply voltage

## 7. Functional description

#### Table 4. Function table

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level$ 

Input	Output
A	Υ
L	Н
H	L

## 8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_1 < -0.5 V$	<u>[1]</u> –20	-	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> -	±20	mA
Io	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I <sub>CC</sub>	supply current		-	75	mA
$I_{GND}$	ground current		-75	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	[2] _	250	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>[2]</sup> For TSSOP8 package: above 55 °C the value of  $P_{tot}$  derates linearly with 2.5 mW/K. For VSSOP8 package: above 110 °C the value of  $P_{tot}$  derates linearly with 8 mW/K.

## 9. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		2.0	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC}$ = 3.3 V $\pm$ 0.3 V	-	-	100	ns/V
		$V_{CC}$ = 5.0 V ± 0.5 V	-	-	20	ns/V

## 10. Static characteristics

Table 7. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C		-40 °C	to +85 °C	-40 °C to +125 °C		Unit	
			Min	Тур	Max	Min	Max	Min	Max	
$V_{IH}$	HIGH-level	V <sub>CC</sub> = 2.0 V	1.7	-	-	1.7	-	1.7	-	V
	input voltage	V <sub>CC</sub> = 3.0 V	2.4	-	-	2.4	-	2.4	-	V
		V <sub>CC</sub> = 5.5 V	4.4	-	-	4.4	-	4.4	-	V
$V_{IL}$	LOW-level	V <sub>CC</sub> = 2.0 V	-	-	0.3	-	0.3	-	0.3	V
	input voltage	V <sub>CC</sub> = 3.0 V	-	-	0.6	-	0.6	-	0.6	V
		V <sub>CC</sub> = 5.5 V	-	-	1.1	-	1.1	-	1.1	V
$V_{OH}$	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_{O} = -50 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -50 \mu A; V_{CC} = 3.0 V$	2.9	3.0	-	2.9	-	2.9	-	V
		$I_{O} = -50 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	V
		$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.8	-	3.70	-	V
$V_{OL}$	LOW-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O = 50 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 3.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
		$I_O = 8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
l <sub>l</sub>	input leakage current	$V_I = 5.5 \text{ V or GND};$ $V_{CC} = 0 \text{ V to 5.5 V}$	-	-	0.1	-	1.0	-	2.0	μА
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	-	10	-	40	μΑ
C <sub>I</sub>	input capacitance		-	3.0	10	-	10	-	10	pF

## 11. Dynamic characteristics

 Table 8.
 Dynamic characteristics

GND = 0 V; For test circuit, see <u>Figure 6</u>.

Symbol	Parameter	Conditions		25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit	
				Min	Тур	Max	Min	Max	Min	Max	
t <sub>pd</sub>	propagation	nA to nY; see Figure 5	[1]		•	'		'	1	'	
	delay	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]								
		C <sub>L</sub> = 15 pF		-	3.0	7.1	1.0	8.5	1.0	10.0	ns
		$C_L = 50 \text{ pF}$		-	4.3	10.6	1.0	12.0	1.0	13.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	[3]								
		C <sub>L</sub> = 15 pF		-	2.5	5.5	1.0	6.0	1.0	7.0	ns
		$C_L = 50 pF$		-	3.5	7.0	1.0	8.0	1.0	9.0	ns
C <sub>PD</sub>	power dissipation capacitance	per buffer; $V_I = GND \text{ to } V_{CC}$	<u>[4]</u>	-	4	-	-	-	-	-	pF

- [1]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
- [2] Typical values are measured at  $V_{CC} = 3.3 \text{ V}$ .
- [3] Typical values are measured at  $V_{CC}$  = 5.0 V.
- [4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$ 

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

#### 12. Waveforms






Table 9. Measurement points

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74AHC3GU04-Q100	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>





Test data is given in Table 10.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_L$  = Load resistance.


S1 = Test selection switch.


Fig 6. Test circuit for measuring switching times

Table 10. Test data

Туре	Input		Load		S1 position		
	$V_{I}$	t <sub>r</sub> , t <sub>f</sub>	CL	$R_L$	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	$t_{PZL}$ , $t_{PLZ}$
74AHC3GU04-Q100	$V_{CC}$	≤ 3 ns	15 pF, 50 pF	1 k $\Omega$	open	GND	V <sub>CC</sub>

## 13. Typical transfer characteristics








Fig 8.  $V_{CC} = 3.0 \text{ V}; I_O = 0 \text{ A}$ 




Fig 9.  $V_{CC} = 5.5 \text{ V}$ ;  $I_O = 0 \text{ A}$ 




Fig 10. Test set-up for measuring forward transconductance  $g_{fs} = \Delta I_O/\Delta V_I$  at  $V_O$  is constant





Fig 11. Typical forward transconductance  $g_{fs}$  as a function of the supply voltage at  $T_{amb}$  = 25 °C

## 14. Application information

Some applications are:

- Linear amplifier (see Figure 12)
- Crystal oscillator design (see Figure 13)

Remark: All values given are typical unless otherwise specified.



Maximum  $V_{o(p-p)} = V_{CC} - 1.5 \text{ V}$  centered at  $0.5 \times V_{CC}$ .

$$G_v = -\frac{G_{ol}}{I + \frac{RI}{R2}(I + G_{ol})}$$

Gol = open loop gain


 $G_v$  = voltage gain

 $R1 \ge 3 \text{ k}\Omega, R2 \le 1 \text{ M}\Omega$ 

 $Z_L > 10 \text{ k}\Omega; G_{ol} = 20 \text{ (typ.)}$ 

Typical unity gain bandwidth product is 5 MHz.

Fig 12. Used as a linear amplifier



C1 = 47 pF (typ.)

C2 = 22 pF (typ.)

R1 = 1 M $\Omega$  to 10 M $\Omega$  (typ.)

R2 optimum value depends on the frequency and required stability against changes in  $V_{CC}$  or average minimum  $I_{CC}$  ( $I_{CC}$  is typically 2 mA at  $V_{CC}$  = 3 V and f = 1 MHz).

Fig 13. Crystal oscillator configuration

Table 11. External components for resonator (f < 1 MHz)

All values given are typical and must be used as an initial set-up.


Frequency	R1	R2	C1	C2
10 kHz to 15.9 kHz	22 M $\Omega$	220 k $\Omega$	56 pF	20 pF
16 kHz to 24.9 kHz	22 M $\Omega$	220 kΩ	56 pF	10 pF
25 kHz to 54.9 kHz	22 M $\Omega$	100 kΩ	56 pF	10 pF
55 kHz to 129.9 kHz	22 MΩ	100 kΩ	47 pF	5 pF
130 kHz to 199.9 kHz	22 MΩ	47 kΩ	47 pF	5 pF
200 kHz to 349.9 kHz	22 MΩ	47 kΩ	47 pF	5 pF
350 kHz to 600 kHz	22 MΩ	47 kΩ	47 pF	5 pF

Table 12. Optimum value for R2

Frequency	R2	Optimum for
3 kHz	$2.0~\mathrm{k}\Omega$	minimum required I <sub>CC</sub>
	$8.0~\mathrm{k}\Omega$	minimum influence due to change in V <sub>CC</sub>
6 kHz	1.0 kΩ	minimum required I <sub>CC</sub>
	$4.7~\mathrm{k}\Omega$	minimum influence by V <sub>CC</sub>
10 kHz	$0.5~\mathrm{k}\Omega$	minimum required I <sub>CC</sub>
	$2.0~\mathrm{k}\Omega$	minimum influence by V <sub>CC</sub>
14 kHz	$0.5~\mathrm{k}\Omega$	minimum required I <sub>CC</sub>
	1.0 kΩ	minimum influence by V <sub>CC</sub>
>14 kHz	-	replace R2 by C3 with a typical value of 35 pF

## 15. Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2




(	OUTLINE VERSION	REFERENCES			EUROPEAN	ISSUE DATE	
VE		IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
;	SOT505-2						02-01-16

Fig 14. Package outline SOT505-2 (TSSOP8)

#### VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm

SOT765-1



#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

	OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
	VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	SOT765-1		MO-187				02-06-07

Fig 15. Package outline SOT765-1 (VSSOP8)

## 16. Abbreviations

#### Table 13. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MIL	Military
MM	Machine Model

## 17. Revision history

#### Table 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AHC3GU04_Q100 v.1	20131118	Product data sheet	-	-

### 18. Legal information

#### 18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

#### Suitability for use in automotive applications — This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 19. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

#### 20. Contents

1	General description
2	Features and benefits
3	Ordering information 1
4	Marking 2
5	Functional diagram 2
6	Pinning information
6.1	Pinning
6.2	Pin description
7	Functional description 3
8	Limiting values 3
9	Recommended operating conditions 4
10	Static characteristics 4
11	Dynamic characteristics 5
12	Waveforms
13	Typical transfer characteristics 7
14	Application information 8
15	Package outline
16	Abbreviations
17	Revision history 12
18	Legal information
18.1	Data sheet status
18.2	Definitions
18.3	Disclaimers
18.4	Trademarks
19	Contact information 14
20	Contents 15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.